发明名称 Integrated circuit for generating a reset signal
摘要 An integrated circuit for generating a reset signal includes a circuit part having two first transistors being connected in series between terminals for a first and a second supply potential and each having a respective one of first and second mutually complementary channel types. A serial network acting as a voltage divider circuit is connected between the terminals for the first and the second supply potentials. The serial network includes at least two second transistors each having a respective one of the mutually complementary channel types and at least one element having a voltage drop during operation. The sources of the transistors of the first channel type are connected to the terminal for the first supply potential. The sources of the transistors of the second channel type are connected to the terminal for the second supply potential. The drains of the two first transistors form a first circuit node at which a reset signal is created in operation. The gate of the second transistor of the second channel type is connected to the first circuit node. The gates of the first and second transistors of the first channel type both are connected to the drain of the second transistor of the first channel type of the serial network, forming a second circuit node. The gate of the first transistor of the second channel type is connected to the second circuit node.
申请公布号 US5442312(A) 申请公布日期 1995.08.15
申请号 US19930129959 申请日期 1993.09.30
申请人 SIEMENS AG 发明人 WALTER, RUDOLPH
分类号 G06F1/24;H03K17/22;H03M1/36;(IPC1-7):H03K17/22;H03K5/153 主分类号 G06F1/24
代理机构 代理人
主权项
地址
您可能感兴趣的专利