<p>Disclosed is a computer system comprising a store in cache having a direct slave interface for eliminating cache data cast out to the main memory. The cache is operative to directly transfer data from a memory location in the cache to a local bus master or an input/output bus master during a read snoop hit cycle. The cache is further operative to invalidate data at a memory location in the cache without casting out the data to the main memory during a write snoop hit cycle. In one embodiment, the cache can be a part of a bus interface controller and coupled directly to a local bus and an input/output bus for selectively communicating with one of the bus masters. In an alternative embodiment, the cache can be an L1 CPU cache or an L2 cache directly coupled to the local bus. <IMAGE></p>
申请公布号
EP0661641(A2)
申请公布日期
1995.07.05
申请号
EP19940309581
申请日期
1994.12.20
申请人
INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人
CHAN, FU LAM;HERNANDEZ, LUIS ANTONIO;LACROIX, NESLY;LENTA, JORGE EDUARDO;RILEY, DWIGHT DELANO;TASHAKORI, ESMAEIL