发明名称 DIGITAL SIGNAL PROCESSOR
摘要 PURPOSE:To reduce the loss of a dynamic range when the number of bit of an inputted digital signal is converted into a small number of bits and to reduce the degradation of the resolution when the level of an inputted signal is large (it is near to full bits). CONSTITUTION:The loss of a dynamic range is reduced and the degradation of the resolution when an inputted signal level is large (it is near to full bits) can be reduced by providing a bit conversion circuit 2 capable of switching the bit shift conversion by a fixed point system and the conversion by a floating point system, detecting the level of an inputted signal in a maximum bit detection circuit 3 when the number of bit of the inputted digital signal is converted into a small number of bits and switching the bit conversion circuit 2 by determining the conversion by a fixed point system or the conversion by a floating point system by a fixed/floating point switching circuit 4 according to this detection signal.
申请公布号 JPH0784755(A) 申请公布日期 1995.03.31
申请号 JP19930230143 申请日期 1993.09.16
申请人 TOSHIBA CORP 发明人 WAKASUGI JUN
分类号 G06F7/00;G06F7/76;H03M7/24 主分类号 G06F7/00
代理机构 代理人
主权项
地址