发明名称 ANALOG STORAGE ARRAY
摘要 PURPOSE: To allow the analog accumulation array to operate at a high speed by decreasing parasitic capacitances. CONSTITUTION: The top parts of respective column signal buses 22 are freshly provided with disconnecting switches QD for disconnecting these columns from analog signal lines 10 in addition to the row and column switches Q1 and Q2 existing in the respective cells 20 in the analog accumulation array. These disconnecting switches QD selectively disconnect the column signal buses 22 having the cells 20 of a non-activation state among the plural column signal buses 22 from the analog signal buses 10. As a result, the input capacitances are decreased by as much as the parasitic capacitance-components of the column signal buses 22.
申请公布号 JPH0721793(A) 申请公布日期 1995.01.24
申请号 JP19940133826 申请日期 1994.05.24
申请人 TEKTRONIX INC 发明人 DANIERU JII NIERIMU;SUTEIIBUN KEE SARIBAN
分类号 G11C27/00 主分类号 G11C27/00
代理机构 代理人
主权项
地址