发明名称 TIME CONTROL SYSTEM IN DATA PROCESSING SYSTEM
摘要 <p>PURPOSE:To enable time change without manual operation, by advancing the time count memory in the processor with the clock signal and correcting the content of time count memory from the count value of back-up counter on mains failure. CONSTITUTION:In time control with the ON-line processing system such as telemetering, the clock signal from the original oscillator 1 is fed to the processing unit 4 fetching the data and the back up counter 6. Further, the time count memory 5 in the unit 3 is advanced with the clock signal and the content of the memory 5 is corrected from the count value of the counter 6 on mains failure. Thus, with a simple circuit constitution, the time change can be made without manual operation.</p>
申请公布号 JPS55115120(A) 申请公布日期 1980.09.04
申请号 JP19790020761 申请日期 1979.02.26
申请人 HITACHI ELECTRONICS 发明人 OOTA YOSHIHITO;SHIGA TETSUTADA
分类号 G06F9/48;G06F1/14;G06F3/00;G06F11/00;G06F11/30 主分类号 G06F9/48
代理机构 代理人
主权项
地址