发明名称 |
Centralized backplane bus arbiter for multiprocessor systems |
摘要 |
An Arbiter (36) is coupled to a multiprocessor system (10) Global Bus (24) having two separate main buses: an address bus (ABUS) and a data bus (DBUS). Bus agents coupled to the Global Bus request access to use the buses by asserting bus request lines to the Arbiter. The Arbiter is a dual level, round robin Arbiter that employs a fast, single-cycle arbitration technique. During each system clock cycle, the Arbiter considers the signals on the request input lines and generates corresponding grant output lines which dictate, for the next cycle, which bus agent is to receive access to the address bus and which bus agent is to receive access to the data bus.
|
申请公布号 |
US5280591(A) |
申请公布日期 |
1994.01.18 |
申请号 |
US19910733563 |
申请日期 |
1991.07.22 |
申请人 |
INTERNATIONAL BUSINESS MACHINES, CORPORATION |
发明人 |
GARCIA, ARMANDO;MCDOWELL, CURTIS S.;SIEH, WIELMING |
分类号 |
G06F13/362;G06F13/364;(IPC1-7):G06F13/364 |
主分类号 |
G06F13/362 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|