| 摘要 |
A digital frame buffer architecture is disclosed including a least two data banks, each data bank having at least a number of DRAMs equal to the number of bits in the data word to be stored. The DRAMs have a write cycle time greater than the input pixel data rate, but less than the input pixel data rate multiplied by the number of data banks provided. Succeeding input data words are alternately stored in the data banks. Sufficient time is provided to complete a write cycle as each data bank only stores every other data word.
|
