发明名称 High-speed logic circuit.
摘要 <p>A negative-phase output signal in an ECL circuit is extracted by an emitter-follower circuit (113,123), and the extracted signal is differentiated at its leading edge by a capacitor (130) driven by the emitter-follower circuit (113,123) so as to form a pulse wave, thus the differentiated signal drives a transistor (116) connected in parallel with an emitter-follower (126) resistor of another emitter-follower circuit (115,126) to which a positive-phase output signal is supplied. With this operation, a large amount of current flows only at the trailing edge of the output signal to shorten the fall time of the output from the logic circuit. &lt;IMAGE&gt;</p>
申请公布号 EP0511646(A1) 申请公布日期 1992.11.04
申请号 EP19920107299 申请日期 1992.04.29
申请人 NEC CORPORATION 发明人 HAYANO, SHIN-ICHIRO;MATSUDA, OSAMU
分类号 H03K17/04;H03K19/003;H03K19/013;H03K19/086 主分类号 H03K17/04
代理机构 代理人
主权项
地址