发明名称
摘要 <p>PURPOSE:To encode a signal without converting the transmission order of a picture signal by calculating an estimated value from the output of a frame memory circuit and that of a converting circuit which outputs the output signal of a motion vector detection circuit after it converts the transmission order. CONSTITUTION:It is assumed that the size of one block is set to m-number of pictures in the horizontal direction and n-number of lines is the vertical direction, and k-number of blocks are arrayed. Where the encoding period of the picture signal is T, the motion vector detecting circuit 8 outputs a vector signal at every block during the period of (mXn)T as shown in figure (a). The converting circuit 9 converts the transmission order of the vector signal in such a way as shown in figure (b). Namely, k-number of vector signals are outputted during the encoding processing period of one line, and the outputting is repeated n-times. The output order of the vector signal outputted in such a way corresponds to that of a picture signal inputted to an encoding circuit, and accordingly the signal can be encoded without changing the order of the input signal from the encoding circuit.</p>
申请公布号 JPH0462511(B2) 申请公布日期 1992.10.06
申请号 JP19850026485 申请日期 1985.02.15
申请人 NIPPON ELECTRIC CO 发明人 OKAJIMA MASAYUKI
分类号 H01L41/22;B41J2/14;H01L41/29;H01L41/316;H01L41/39 主分类号 H01L41/22
代理机构 代理人
主权项
地址