发明名称 TRANSISTOR CIRCUIT FOR CLAMPING OUTPUT VOLTAGE
摘要 PURPOSE: To generate a stable clamp reference voltage for an open collector circuit part of a TTL constitution by using a diode resistance network. CONSTITUTION: Emitters 13 and 18 of two transistors TRs 10 and 15 are connected in common, and a voltage by which an output line 14 should be clamped is directly related to the saturation voltage of a second TR 15 and the base voltage of a first TR 10. When the second TR 15 reaches the saturation state, it settles a fixed current passing a first resistance 20 and a third resistance 21, and this current sets the reference voltage in a current source 19. This reference voltage is converted by a diode 23 and appears the clamp voltage in an output line 14 to prevent an open collector output TR 10 from going to the saturation state. Thus, the voltage by which the output line is clamped is made independent of a driving current.
申请公布号 JPH04233323(A) 申请公布日期 1992.08.21
申请号 JP19910112198 申请日期 1991.04.18
申请人 INTERNATL BUSINESS MACH CORP <IBM> 发明人 KURISUCHIYAN JIYON GEECHIERU
分类号 H03K17/04;H03K17/0422;H03K19/013;H03K19/088 主分类号 H03K17/04
代理机构 代理人
主权项
地址