发明名称 Method for manufacturing semiconductor device having a via hole.
摘要 <p>A method for manufacturing a semiconductor device having a via hole (101b) formed by penetrating a semiconductor substrate (101a), which electrically and thermally connects an electrode (110) of an element formed on a surface of the substrate to a metal layer (112) formed on a back surface of the substrate, includes the steps of forming on the surface of the substrate a metal pattern having an opening at a region where the via hole is to be formed and connected to a part of the electrode of the element connected to the metal layer through the via hole, forming the via hole, and forming a metal film connected to the metal pattern on an inner surface of the via hole. As a result, the metal pattern can be formed using a positive resist on a flat substrate, whereby highly precise pattern can be obtained. <IMAGE></p>
申请公布号 EP0498109(A1) 申请公布日期 1992.08.12
申请号 EP19910310088 申请日期 1991.10.31
申请人 MITSUBISHI DENKI KABUSHIKI KAISHA 发明人 NAKANO, HIROFUMI
分类号 H01L21/306;H01L21/288;H01L21/338;H01L21/768;H01L23/48;H01L29/812 主分类号 H01L21/306
代理机构 代理人
主权项
地址