发明名称 |
Global instruction scheduler for a computer. |
摘要 |
<p>A scheduler provides for global (intra-loop) scheduling of instructions to enable better utilisation of machine resources, in particular for a range of superscalar processors. The scheduler uses control and data dependence information, which is summarised in a program dependence graph, to move instructions well beyond basic block boundaries. The scheduler can be tuned to schedule instructions for a range of superscalar machines through the use of a parametric machine description for the range of machines and a sets of heuristics for specific machines. The scheduler allows for the scheduling of both 'useful' and 'speculative' instructions. <IMAGE></p> |
申请公布号 |
EP0481615(A2) |
申请公布日期 |
1992.04.22 |
申请号 |
EP19910308797 |
申请日期 |
1991.09.26 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
RODEH, MICHAEL;BERNSTEIN, DAVID |
分类号 |
G06F9/45 |
主分类号 |
G06F9/45 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|