发明名称 |
Stack data cache having a stack management hardware with internal and external stack pointers and buffers for handling underflow and overflow stack |
摘要 |
An efficient hardware cache manager controls the top-of-stack data underflow/overflow. A processor chip includes a processor, a stack buffer and the invented cache management hardware. The processor chip communicates with a remove overflow stack through an address/data bus. The cache management hardware efficiently manages overflow and underflow to and from the processor chip in such a manner less than 1% of the processor's time is spent managing the stack cache.
|
申请公布号 |
US5107457(A) |
申请公布日期 |
1992.04.21 |
申请号 |
US19890331718 |
申请日期 |
1989.04.03 |
申请人 |
THE JOHNS HOPKINS UNIVERSITY |
发明人 |
HAYES, JOHN R.;LEE, SUSAN C. |
分类号 |
G06F7/78;G06F12/08 |
主分类号 |
G06F7/78 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|