首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
SCHALTUNG ZUR WIEDERGABE DIGITALER BILDSIGNALE
摘要
申请公布号
DE4120317(A1)
申请公布日期
1992.01.09
申请号
DE19914120317
申请日期
1991.06.20
申请人
SAMSUNG ELECTRONICS CO., LTD., SUWON, KR
发明人
KIM, KYE-JONG, SUWON, KR
分类号
H04N5/92;H04N5/926;H04N5/935;H04N5/945;H04N5/956
主分类号
H04N5/92
代理机构
代理人
主权项
地址
您可能感兴趣的专利
INDEPENDENT DUAL-FUNCTION LIGHT BULB
ENTERIC NERVOUS SYSTEM DERIVED STEM AND PROGENITOR CELLS AND USES THEREOF
PYROGENICITY TEST FOR USE WITH AUTOMATED IMMUNOASSAY SYSTEMS
ROUTER AND METHOD FOR PROVIDING DIFFERENT BANDWIDTH SERVICES FOR DIFFERENT IP GROUPS
METHOD FOR MANAGING PROCESSING RESOURCES IN A MOBILE RADIOCOMMUNICATION SYSTEM
EQUIPMENT FOR HIGHLY MOUNTED LAMP HAVING ASCENDING AND DESCENDING FUNCTION
DEVICE FOR COVERING DISPLAY SCREEN IN COMPUTER MONITOR
MANUFACTURING METHOD OF COMBINED VACCINE
ACRYLIC RUBBER LATEX HAVING BIMODAL PARTICLE DISTRIBUTION
SOCCER SHOE WITH IMPROVED SPINNING POWER AND SPEED
METHOD OF SYNTHESIZING OF NANOSIZE CARBIDES AND ACTIVE CATALYSTS
PVA foam recycling process
ANTIBIOTICS-INDEPENDENT VECTOR FOR CONSTANT HIGH-EXPRESSION AND METHOD FOR GENE EXPRESSION USING THE SAME
METHOD FOR REPRESENTING COLOR PAPER MOSAIC USING COMPUTER
Method and apparatus for representing variable-size computer instructions
Efficient greatest common divisor algorithm using multiprecision arithmetic
System and method for sharing bandwidth between co-located 802.11a/e and HIPERLAN/2 systems
Semiconductor memory having a delay locked loop
Adaptively calibrating analog-to-digital conversion with correction table indexing
Flip-flop with transmission gate in master latch
