发明名称 DIGITAL ARITHMETIC CIRCUIT
摘要 PURPOSE:To reduce the error to be stored by rounding up/down a low-order bit by adding the average value of low-order bit data to a high-order bit. CONSTITUTION:When the values of outputs a26-a20 from an arithmetic circuit 13 are under the condition of A2=0000001(2), the values of outputs Ms26-Ms20 from full address 16-22 are changed like Ms2=0000001 Ms2=0000010 Ms2=0000011 Ms2=00000100 Ms2=0000001. As a result, the values of inputs b24-b20 to a result arithmetic circuit 14 are changed like B2=00000(2) B2=00000(2) B2=000000(2) B2=000001(2) B2=00000(2). In such a case, when the average value of the B2 is adopted, the condition of B2/4=0000001(2) is established and it is equal with the value of the A2. Thus, the accumulation of error can be reduced.
申请公布号 JPH03257619(A) 申请公布日期 1991.11.18
申请号 JP19900057143 申请日期 1990.03.08
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 TAHIRA YOSHIHIRO
分类号 G06F7/38;G06F7/506 主分类号 G06F7/38
代理机构 代理人
主权项
地址
您可能感兴趣的专利