| 摘要 |
A method nad circuitry for multiplication in a digital system is described. The circuitry includes a partial product generator, a carry-save adder, a sum latch, a carry latch, an adder, a latch, circuitry for truncating, and coupling circuitry. A method and circuitry for optimizing a speed of a subsequent multiplication in a digital system is described. Circuitry for optimizing multiplication clock cycles in a digital system is described.
|
