摘要 |
The individual shift register on a semiconductor chip, which contains a number of such shift registers, contains a number of series connected, bistable flip-flops. There is a writing device for a digital signal into the first flip-flop, and a read-out for the digital signal from the last acted flip-flop. The read out has an adjustment facility for the number of acted flip-flops. There is a third device for holding the flip-flops not in use continuously in a certain logic state. The write and read-out devices are pref. so designed that the digital signal can be immediately read-out, without having to be written in the first flip-flop circuit. ADVANTAGE - Individual adjustment of delay for each digital signal, and high number of integrated shift registers even for high bit rate.
|
申请人 |
ANT NACHRICHTENTECHNIK GMBH, 7150 BACKNANG, DE |
发明人 |
BUDNIK, NORBERT, DIPL.-ING., 7150 BACKNANG, DE;SCHMID, MANFRED, DIPL.-ING., 7151 ALLMERSBACH, DE;DOERR, WILHELM, DIPL.-ING., 7152 ASPACH, DE |