摘要 |
An N stage Gray code generator includes an N stage binary counter having an input for receiving clock pulses to be counted and providing N outputs forming an N bit binary code. N minus 1 storage stages capable of being toggled between a logic "1" and a logic "0" state, each having a toggle input to cause them to toggle, have their toggle inputs coupled to the outputs of the first N minus 1 stages of the binary counter. The outputs of the N minus 1 storage stages form the first N minus 1 Gray code outputs and the most significant output of the binary counter provides the most significant output of the Gray code generator. |