发明名称 FRAME BUFFER MEMORY
摘要 37 A frame buffer memory has a random access memory (RAM) for storing pixel data words, each word containing pixel data corresponding to a separate set of a plurality pixels along a horizontal raster line of a screen display. Each word is separately addressed. The RAM is organized into tiles, with each tile comprising an array of pixel data word rows and columns corresponding to a separate rectangular subset of horizontally and vertically contiguous display pixels. The RAM is addressed by sequentially applying row and column addresses. A first subset of the column address determines which pixel word row within each tile is addressed, while and a second subset of the column address determines which pixel word column within each tile is addressed. All other bits of the row and column addresses determine which tile is addressed. Means are provided to selectively increment or decrement the first and second subsets of the column address without changing any other address bits, such that words within a selected tile row or column may be successively addressed allowing rapid reading and writing of sequences of pixel data corresponding to contiguous rows or columns of display pixels. A first-in, first-out buffer, provided to store the sequences of data read from the RAM, also includes a barrel shifter to shift bit positions of the data words so stored to facilitate proper pixel alignment during a horizontal scrolling operation. A logic circuit is provided to rapidly modify sequences of data read from the RAM and stored in the buffer prior to rewriting the data to the RAM thereby allowing rapid alteration of pixel attributes.
申请公布号 CA1258716(A1) 申请公布日期 1989.08.22
申请号 CA19860504401 申请日期 1986.03.18
申请人 TEKTRONIX, INC. 发明人 KNIERIM, DAVID L.
分类号 G06F3/048;G06F3/14;G06T3/00;G09G5/00;G09G5/34;G09G5/393;(IPC1-7):G09G1/16 主分类号 G06F3/048
代理机构 代理人
主权项
地址