发明名称 Noise reduction circuits.
摘要 <p>A noise reduction circuit comprises a high-pass filter (34) for extracting a signal component containing noise from an input signal, a variable level limiter (35) for limiting the level of the signal component extracted by the filter (34) to produce a noise suppressing signal, and a level adjuster (44) for adjusting the level of the noise suppressing signal. A level detector (46) detects the level of the input signal, and a control signal generator (47) generates first and second control signals based on the detected output of the level detector (46), supplies the first control signal to the level limiter (35) so as to control the limit level thereof, and supplies the second control signal to the level adjuster (44) so as to control the gain thereof. In a signal subtracter (33), the noise suppressing signal from the level adjuster (44) is added with reversed polarity to the input signal to suppress the noise contained in the input signal and thereby produce a low-noise output signal.</p>
申请公布号 EP0328346(A2) 申请公布日期 1989.08.16
申请号 EP19890301173 申请日期 1989.02.07
申请人 SONY CORPORATION 发明人 MATSUMOTO, HIROAKI C/O PATENTS DIVISION;SENDA, TETSUYA C/O PATENTS DIVISION;FUKUDA, TOKUYA C/O PATENTS DIVISION
分类号 H03G7/00;H04N5/21 主分类号 H03G7/00
代理机构 代理人
主权项
地址