| 摘要 |
The exemplary embodiments of this invention provide a data processor having a processor engine composed of a plurality of processor cells, each cell including a local instruction memory and an instruction sequencer and being configured for selective connection with at least one adjacent cell enabling communication between cells. The processor engine is configured to be interposed between a radio frequency section and a baseband section to process data output from the baseband section prior to inputting the processed data to the radio frequency section, and to process signals output from the radio frequency section prior to inputting processed data to the baseband section. A plurality of communication-related functions are mapped into a corresponding plurality of regions of cells, and local instruction memory is configured to store program instructions for implementing all or a part of the associated function. As examples, one function may be a CORDIC function and another function may be a FIR filter function.
|
