Phase locked loop having reduced response time

摘要

Apparatus and method for reducing the response time for changing a phase locked loop from one frequency to another in which a condition indicative of a frequency change is detected and the conditions in the phase locked loop are changed in response thereto. Specifically, the counts in the loop divider are reset to a predetermined count and an in-phase condition is simulated in the loop phase detector, thereby creating the conditions that are necessary for the phase locked loop to produce the new frequency without the time consuming incremental frequency adjustments that are normally required.