| 发明名称 |
METHOD OF MANUFACTURING TRANSISTOR STRUCTURES HAVING JUNCTIONS BOUND BY INSULATING LAYERS, AND RESULTING STRUCTURES |
| 摘要 |
|
| 申请公布号 |
EP0147249(B1) |
申请公布日期 |
1989.01.18 |
| 申请号 |
EP19840401822 |
申请日期 |
1984.09.14 |
| 申请人 |
FAIRCHILD SEMICONDUCTOR CORPORATION |
发明人 |
VORA, MADHUKAR B. |
| 分类号 |
H01L21/8222;H01L21/225;H01L21/285;H01L21/331;H01L21/76;H01L27/06;H01L29/08;H01L29/10;H01L29/73;H01L29/732;(IPC1-7):H01L21/82;H01L29/06;H01L29/78;H01L29/72 |
主分类号 |
H01L21/8222 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
