发明名称 REDUCED-VOLTAGE DETECTION CIRCUIT
摘要 PURPOSE:To protect a load circuit from the overvoltage and reduced voltage of supply voltage by inserting a reduced-voltage load circuit between a DC power circuit and the load circuit. CONSTITUTION:A capacitor C2 is connected in series between an anode electrode A1 for a PUTQ1 in a reduced-voltage detector P1'' and a gate electrode G1 and a constant voltage element ZD3 with a constant current element Z1 between the anode electrode A1 and a + terminal. The capacitor C2 and the constant voltage element ZD3 are connected, thus preventing the malfunction of the reduced-voltage detector generated when a power circuit is turned ON-OFF. Capacitors C3 and C4 and resistors R5 and R6 are added as countermeasures limiting gate currents at the time of the trigger of the PUT and an SCR, and a circuit positively protecting the load circuit side is shaped. Accordingly, the load circuit is protected by bringing the load circuit side to the state of a short circuit even when supply voltage is lowered due to the layer short circuit of a flyback transformer, etc., on the load circuit by using the reduced-voltage detector, thus ensuring safety.
申请公布号 JPS63294215(A) 申请公布日期 1988.11.30
申请号 JP19870129532 申请日期 1987.05.26
申请人 TOTOKU ELECTRIC CO LTD 发明人 KIMURA NAOHIRO
分类号 H02H3/24 主分类号 H02H3/24
代理机构 代理人
主权项
地址