发明名称 INTERNAL MATCHING CIRCUIT
摘要 PURPOSE:To utilize the inductance effect by a bonding wire by removing a dielectric substrate beneath the bonding wire. CONSTITUTION:Bonding wires 6, 7 for series inductances L1, L2 are formed to Al2O3 substrates 1, 2 at the input and output side. Removed parts 8, 9 of the Al2O3 substrates 1, 2 are provided beneath the bonding wires 6, 7. A field effect transistor (TR) 3 is connected to microstrip lines 4, 5 by bonding wires to form the series inductances L2, L3 respectively. Moreover, the microstrip lines 4, 5 give capacitor C1-C4 with respect to ground.
申请公布号 JPS63229902(A) 申请公布日期 1988.09.26
申请号 JP19870064607 申请日期 1987.03.18
申请人 NEC CORP 发明人 ITO SAKANORI
分类号 H03F3/60;H01P5/02;H01P5/08 主分类号 H03F3/60
代理机构 代理人
主权项
地址