发明名称 AUTOMATIC GENERATING SYSTEM FOR CONTROL LOGIC CIRCUIT
摘要 PURPOSE:To automatically synthesize control logics of the microprogram system by storing structures of various control circuits used in the microprogram system as models. CONSTITUTION:A logic circuit designer inputs address order information of a microprogram to be designed and information related to branch functions from an input/output device. Address order information is stored in a mu address order storage part 1, and information related to branch functions is stored in a branch function information part 2. Bits of information related to various control structure models are stored in a control information storage part 3. A control model meeting the purpose is selected from contents of the storage part 3, and unnecessary circuit parts existing in this selected control model are extracted and eliminated to obtain a control structure where redundancy is excluded. This control structure is subjected to the circuit detailing processing, thus automatically synthesizing a control structure of the microprogram system.
申请公布号 JPS63208168(A) 申请公布日期 1988.08.29
申请号 JP19870040302 申请日期 1987.02.25
申请人 HITACHI LTD 发明人 TOTSUGI KEISUKE;YOKOTA TAKAYOSHI;NAGAI TORU;HAMADA KANMAN
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址