发明名称 MANUFATURE OF INSULATED-GATE SELF TURN-OFF THYRISTOR
摘要 PURPOSE:To remove influence of discrepancy of mask positioning at manufacture of an insulated gate self turn-off thristor by a method wherein the pattern of a first mask material is formed at the same time with a gate electrode, the edge part of a second emitter layer is defined by the mask material thereof, and the second emitter layer is formed by selfalignment at the center part in the well of the insulated gate element for turn-off. CONSTITUTION:On a substrate, on which an n-type base layer 2 and a p-type base layer 3 are formed on a p<+> type emitter layer 1, a gate electrode 51 is formed by a polycrystalline silicon film interposing a gate insulating film 4 between them. At this time, an island type first mask material 52 is formed separated by the prescribed distance from the gate electrode 51 using a polycrystalline silicon film the same with the gate electrode 51. After then, a second mask material 6 to cover the gap between the gate electrode 51 and the first mask material 52 is formed according to a photo resist, for example. Moreover, a mask is formed at the center part of an n-type well 8, and p-type impurities are doped using the mask thereof and the gate electrode 51 as masks to form a p<+> type source layer 9. Accordingly, the so-called DSA-type MOSFET to serve as the insulated gate element for turn-off can be formed.
申请公布号 JPS6381857(A) 申请公布日期 1988.04.12
申请号 JP19860226735 申请日期 1986.09.25
申请人 TOSHIBA CORP 发明人 SHINOHE TAKASHI;NAKAGAWA AKIO;WATANABE KIMINORI;YAMAGUCHI YOSHIHIRO
分类号 H01L29/744;H01L29/74;H01L29/745;H01L29/749 主分类号 H01L29/744
代理机构 代理人
主权项
地址