An integrated circuit device with multi-level interconnection wiring structure built upon the substrate wherein each level is formed of conductor and insulator portions and wherein each level has a surface substantially parallel to the surface of the substrate.
