发明名称 MOS INTEGRATED CIRCUIT DEVICE
摘要 PURPOSE:To improve surge breakdown withstanding voltage, by connecting a drain and a gate to an output terminal, and setting the threshold voltage of a surge absorbing MOS transistor, whose source is connected to one power source, larger than the range of an open drain output voltage. CONSTITUTION:The drain and the gate of a surge absorbing MOS transistor 28 are connected to the drain of an MOS transistor 15. The source of the MOS transistor 28 is connected to a Vss power source terminal 14. A threshold voltage Vth of the surge absorbing MOS transistor 28 is set at a value higher than the voltage range of an open drain output at the time of operation. Since the threshold voltage of the surge absorbing MOS transistor 28 is higher than the range of the open drain output voltage, the transistor 28 is not operated at the time of normal operation. The protecting operation is performed only when surge is inputted.
申请公布号 JPS62286266(A) 申请公布日期 1987.12.12
申请号 JP19860130667 申请日期 1986.06.05
申请人 TOSHIBA CORP 发明人 MATSUKI KOJI
分类号 H02H7/20;H01L21/8234;H01L27/02;H01L27/06;H01L27/088;H01L29/423;H01L29/78;H03F1/00 主分类号 H02H7/20
代理机构 代理人
主权项
地址