发明名称 |
Process for controlling solder joint geometry when surface mounting a leadless integrated circuit package on a substrate. |
摘要 |
<p>A solder joint assembly technique applies controlled volumes of solder to pads of both package and substrate (31, 32). The two units are positioned adjacent each other with the pads and solder deposits mechanically maintained in registration with each other (34, 35). The assembly is reflowed and the final separation between package and substrate at which the resulting solder joint solidifies is mechanically controlled in order to control a geometry of the resultant solidified joint (36, 37). The solder volume deposits may assume various forms including spherical bumps and solder paste deposits.</p> |
申请公布号 |
EP0248566(A2) |
申请公布日期 |
1987.12.09 |
申请号 |
EP19870304510 |
申请日期 |
1987.05.21 |
申请人 |
AT&T CORP. |
发明人 |
LOVASCO, FRANCIS;OIEN, MICHAEL ACKMAN |
分类号 |
B23K1/00;H01L21/60;H05K3/30;H05K3/34 |
主分类号 |
B23K1/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|