首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
摘要
申请公布号
JPS6233552(Y2)
申请公布日期
1987.08.27
申请号
JP19820121554U
申请日期
1982.08.10
申请人
发明人
分类号
A01G9/14;E04B1/64;(IPC1-7):A01G9/14
主分类号
A01G9/14
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Copper-containing layer on under-bump metallization layer
Multilayer pillar for reduced stress interconnect and method of making same
Transmission line for 3D integrated circuit
Nonvolatile memory devices having single-layered gates
Semiconductor device
Methods and apparatus for providing an interposer for interconnecting semiconductor chips
Patterning process for Fin implantation
Double gated 4F2 dram CHC cell and methods of fabricating the same
Wafer support device
Tunable temperature controlled substrate support assembly
Packaging substrate and method for manufacturing same
Directional chemical oxide etch technique
Methods and structures for protecting one area while processing another area on a chip
Electronic device manufacturing method and sputtering method
Multiple zone coil antenna with plural radial lobes
Power transmitting coil and wireless power transmitting apparatus
电池挤压测试装置
化妆品瓶(女酒糟洁面)
汽车后门护板(B11F)
包装盒(牛轧糖)