半導体集積回路の検証装置、半導体集積回路の検証方法、及び、プログラム

摘要

The verification apparatus for a semiconductor integrated circuit verifies a logic equivalence before and after modification to the circuit by replacing a memory with a divisional memory model that agrees with the memory in number of input and output pins and verifying logics at an input and an output thereof.