摘要 |
The circuit described is an improvement of a known circuit for recovering the clock of an isochronous binary signal, in which set pulses are generated in dependence on the change of edges of the binary signal by a delay circuit and a comparison circuit, which reset a counter, the counter being clocked by a clock source, the frequency of which is a multiple of the clock frequency to be recovered. In the known circuit, missampling by means of the recovered clock is not impossible if the binary signal is very noisy and/or contains long sequences of identical binary values. To eliminate this deficiency, an output of the counter, at which a clock with the nominal frequency of the clock to be recovered is present, is connected to the input for the guide variable of a phase-locked loop and the output variable of the phase-locked loop is used as recovered clock. <IMAGE> |