发明名称 |
Data processing system having unique bus control protocol |
摘要 |
In a data processing system which uses a common bus for communication of address and data information among a plurality of system components, a bus timing technique uses a clock signal having a transfer time period which comprises a plurality of subperiods which requires address transfer to take place during a first selected group of subperiods and data to be transferred during a second selected group of subperiods with idle subperiods in between. A first control signal is generated by the data receiving or data supplying unit in order to inhibit access to the bus until such transfer is completed and a second control signal can be provided to lock-in bus access by such unit if desired for more than one transfer period. Appropriate priority is arranged for bus access among selected system components whether the common bus system has a single bus for use with a single port memory or a dual bus for use with a dual port memory.
|
申请公布号 |
US4622630(A) |
申请公布日期 |
1986.11.11 |
申请号 |
US19830546514 |
申请日期 |
1983.10.28 |
申请人 |
DATA GENERAL CORPORATION |
发明人 |
VORA, CHANDRA R.;ZIEGLER, MICHAEL L.;BAGULA, MARK;HAMILTON, STEVE |
分类号 |
G06F13/18;G06F13/37;G06F13/378;(IPC1-7):G06F9/00 |
主分类号 |
G06F13/18 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|