发明名称 TEST PATTERN GENERATOR
摘要 PURPOSE:To make it possible to supply pattern data of different kind to any pin or a group of pins by reading data code of a pattern selecting memory from a test sequence controller. CONSTITUTION:A data code that gives instruction as to which test pattern is to be selected and given to a pin or a group of pins of a device to be tested is constituted of 13 bits, D0-D12, and the data code is stored beforehand in a pin memory 6 in a module section 17 corresponding to each pin. The data code is read out according to the order programmed beforehand for each test cycle by the mode address generated by a test sequence controller 3. Then, a test pattern designated by the data code is selected by pattern selectors 7-10, and it becomes possible to allot to corresponding pin or group of pins at optional test cycle without dummy cycle.
申请公布号 JPS61241674(A) 申请公布日期 1986.10.27
申请号 JP19850082377 申请日期 1985.04.19
申请人 HITACHI LTD 发明人 YAMAGUCHI KAZUO
分类号 G01R31/28 主分类号 G01R31/28
代理机构 代理人
主权项
地址