| 摘要 |
PURPOSE:To increase the reliability of operation by giving an input signal to the input of the 1st transistor (TR) connected to the 2nd CMOS inverter and giving an output signal of an inverter circuit to the input of the 2nd TR. CONSTITUTION:An input signal IN is given to a gate of an input inverter comprising a P-channel TRtr5 and an N-channel TRtr8, its output OUT is inverted by an inverter 2 and given to a gate of a feedback inverter comprising a P- channel TRtr7 and an N-channel Trtr9. Drains of the TRs tr7, tr9 are connected in common between the output of the input inverter and the input of the inverter 2, a P-channel TRtr6 receiving an input signal at its gate is connected to a connecting point between the TRtr7 and the highest power supply VDD, and an N-channel TR to the gate of which an input signal is received is connected between the TRtr9 and the lowest power supply VSS.
|
