发明名称 TERMINAL EQUIPMENT
摘要 PURPOSE:To prevent the generation of malfunction of a CPU due to data for losing reliability by deciding the effectiveness an invalidity of contents of a memory device based on contents of a battery level detecting memory circuit at power restoration. CONSTITUTION:When a power supply switch 3 is in the off-state, an electric power source is supplied to the memory device 2 from a backup battery 4, and contents in the memory are protected. The battery level detecting memory circuit 9 monitors the level drop of the backup battery 4. When the voltage of the battery 4 drops to a value close to the value which hardly protects the memory device 2, the circuit 9 holds the drop to store it. An initial program at the point when the power supply switch 3 is turned on and the CPU1 starts its action reads the contents in the battery level detecting memory circuit 9, which are used for deciding whether or not contents in the memory device 2 are damaged, and the necessity of charging the battery 4 or its exchange is reported to an operator.
申请公布号 JPS61141059(A) 申请公布日期 1986.06.28
申请号 JP19840264718 申请日期 1984.12.14
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 TAKAGI HIDENORI;KAWADA ETSUJI
分类号 G06F1/00;G06F12/16;H02J9/00;H02J9/06 主分类号 G06F1/00
代理机构 代理人
主权项
地址