发明名称 CONTROL SYSTEM FOR INSTRUCTION RETRIAL
摘要 PURPOSE:To return a system to a state right before an instruction which causes a hardware error is executed, and execute an instruction retrial program by providing a storage area in which a program which is executed in specific operation mode. CONSTITUTION:When a controller 2 detects a hardware error, the execution of the instruction which causes the error is interrupted and a specific operation mode is started. In the specific operation mode, the controller 2 reads and executes 'instruction retrial processing program' out of the specific storage area 31 and returns the address, sequence, etc., of the instruction which causes the hardware error to the state right before the instruction execution. Thus, the retrial processing is finished and then the controller 3 resets the specific operation mode to retry the instruction in normal operation mode.
申请公布号 JPS6168645(A) 申请公布日期 1986.04.09
申请号 JP19840190812 申请日期 1984.09.12
申请人 FUJITSU LTD 发明人 SATO MASAO;KABEMOTO AKIRA;NISHIOKA JUNJI
分类号 G06F11/14 主分类号 G06F11/14
代理机构 代理人
主权项
地址