发明名称 AMPLIFIER
摘要 PURPOSE:To realize easily an A/D converter with high conversion accuracy by using a circuit having a signal transmission characteristic not affected by the fluctuation of a power supply voltage and the operating current to amplifiers connected in cascade in a cascade type A/D converter. CONSTITUTION:The base potential of input transistors (TRs) Q1, Q2, Q3 and Q4 is of the same level with V1=V2. Thus, the base potential of the differential pair TRs Q5, Q6 where its emitter is used in common and each base is connected to the collector of the other TR is equal and an equal collector current flows to the differential pair TRs Q5, Q6. Thus, a V0 is the highest output level and a V0' is the lowest output level. When the level difference between the input signals V1 and V2 is maximized and the relation of V1<V2 exists, the base potential of the TRQ5 is smaller than that of the Q6 in the TRs Q5, Q6 where the potential is decreased by a value of VBE via the input TRs Q4, Q5, then the TRQ5 is turned off and the Q6 is turned on. Thus, the V0 is the lowest output level and the V0' is the highest output level.
申请公布号 JPS60172823(A) 申请公布日期 1985.09.06
申请号 JP19840024726 申请日期 1984.02.13
申请人 NIPPON DENSHIN DENWA KOSHA 发明人 YAMAGATA AKINORI;OBARA MAMORU
分类号 H03F3/68;H03M1/44 主分类号 H03F3/68
代理机构 代理人
主权项
地址