发明名称 VECTOR PROCESSOR
摘要 PURPOSE:To simplify a hardware constitution by using a vector register and a main memory as source registers and therefore reducing the number of faces of a vector register needed for vector processing down to just one. CONSTITUTION:For the vector processing, an element train belonging to a certain vector is first loaded to a vector register 11 from a main memory. Then an element train belonging to another vector is read out of the main memory, and at the same time another element having the same number as the element belonging to said other vector is read out of the register 11. These two elements are calculated by an operator 2, and the result of this calculation is written again to the register 11. This operation is repeated to store the element train to the register 11. When this operation is over, the element train stored in the register 11 is stored in the main memory.
申请公布号 JPS59173874(A) 申请公布日期 1984.10.02
申请号 JP19830048134 申请日期 1983.03.23
申请人 TOSHIBA KK 发明人 SAKAMOTO TSUTOMU
分类号 G06F17/16;G06F15/78;(IPC1-7):G06F15/347 主分类号 G06F17/16
代理机构 代理人
主权项
地址