发明名称 |
Arithmetic operation circuit |
摘要 |
There is disclosed an arithmetic operation circuit including an adder for performing a multiplication and a division. A one stage arithmetic cell group is formed by connecting eight arithmetic cells. Eight stage arithmetic cell groups are set in the obliquely shifted arrangement and a ninth arithmetic cell group is provided corresponding to the shifts of their arithmetic cell groups in the array. A partial carry circuit is connected to the respective arithmetic cell groups. The arithmetic cells are all comprised of complementary MOS gates and the carry circuit is comprised of enhancement/depletion type MOS gates.
|
申请公布号 |
US4441158(A) |
申请公布日期 |
1984.04.03 |
申请号 |
US19810285980 |
申请日期 |
1981.07.23 |
申请人 |
TOKYO SHIBAURA DENKI KABUSHIKI KAISHA |
发明人 |
KANUMA, AKIRA |
分类号 |
G06F7/53;G06F7/50;G06F7/52;G06F7/535;G06F7/537;(IPC1-7):G06F7/52 |
主分类号 |
G06F7/53 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|