发明名称 Hysteresis circuit having a stable output free from noise superposed on input signal
摘要 A hysteresis circuit has first and second input terminals and an output terminal. An input signal is supplied to the first input terminal, while the second input terminal receives a reference voltage. Control electrodes of first and second transistors are connected to the first and second input terminals. The two transistors are interconnected to form a differential amplifier having an output which is supplied to a phase-inversion amplifier. The output of the phase-inversion amplifier is fed to the output terminal. The load impedances of both the first and second transistors are varied depending upon the output condition of the output terminal. For example, when the output terminal is in one output condition, a third transistor is turned on and a fourth transistor is turned off. When the output terminal is in an opposite output condition, the conduction conditions of the third and fourth transistors are reversed. In other words, each time that the voltage level at the output terminal is inverted, the load impedance of both the first and second transistors are varied, to change the gain of the differential amplifier. This gain variation is fed back to reinforce the output condition.
申请公布号 US4438349(A) 申请公布日期 1984.03.20
申请号 US19810315537 申请日期 1981.10.27
申请人 NIPPON ELECTRIC CO., LTD. 发明人 SHOJI, MASASHI
分类号 G01R19/165;G01R19/00;H03K3/0233;H03K3/3565;H03K5/08;H03K5/24;H03K17/30;(IPC1-7):H03K5/24;H03K5/15 主分类号 G01R19/165
代理机构 代理人
主权项
地址