摘要 |
A clocked structured logic array functions in a dynamic, rather than static, mode of operation. The column output conductors and row conductors of the array are precharged to a predetermined voltage level at the beginning of a clock cycle. At the termination of a first phase of the clock cycle, the column conductors are selectively discharged in accordance with information stored in column memory elements. Upon termination of a second phase of the clock cycle, the row conductors are selectively discharged in accordance with a predetermined program, and responsive to the states of the column output conductors. The states of the row conductors are selectively transmitted to the column input conductors, and during a third phase of the clock cycle the information related to the states of the input conductors is transmitted to the memory elements.
|