发明名称 ZAP DATA CORRECTION CONTROL SYSTEM
摘要 PURPOSE:To increase a processing speed, by making correction entirely as to a transferred load module, and writing back only corrected block after said correction. CONSTITUTION:A correction-making mark table 9 is under control of a ZAP data correction processing part 5, is generated after a control section 8 is read. The ZAP correction processing part 5 once finishing corrections of all REP sentences regarding every block sets the flag of the corresponding block in the correction-making mark table 9. After processing all REP sentences regarding the control section 8, the processing part 5 transfers the control to a corrected text transfer control part 6. This control part 6 reads the table 9 to detect a block havng ON flag. Only those corrected blocks are controlled to write back to a DASD3 successively through an input/output processing part 4.
申请公布号 JPS58166464(A) 申请公布日期 1983.10.01
申请号 JP19820049452 申请日期 1982.03.27
申请人 FUJITSU KK 发明人 HARA NOBUYOSHI
分类号 G06F7/22;G06F9/06;G06F11/28;G06F11/36 主分类号 G06F7/22
代理机构 代理人
主权项
地址
您可能感兴趣的专利