发明名称 MEMORY CONTROL SYSTEM
摘要 PURPOSE:To make constitution in small size and simple, and to provide various functions, by achieving synchronization with a clock without using any strobing when accessing to a random access memory, and performing various operation regarding to writing and reading by operation code. CONSTITUTION:An operation code either OPE0 or OPE1 with a high level is inputted to an AND circuit 2 through an OR circuit 4 and outputted synchronously with a clock from an AND circuit 1, and the output is sent out of an AND circuit 3 through a flip-flop(FF) 14 synchronously with a next clock. On the other hand, the OPE0 and OPE1 are branched to FFs 10 and 11 to set the FF10 by the 1st clock from the AND circuit 2 and the FF11 by the next clock from the circuit 3; and their outputs are supplied to operation code decoders 20 and 21 to decode an operation. Consequently, the size of the constitution is small sized and obtain versatile functions by the simple constitution.
申请公布号 JPS58166579(A) 申请公布日期 1983.10.01
申请号 JP19820050449 申请日期 1982.03.29
申请人 FUJITSU KK 发明人 IKEHARA SHIYOUHEI;TAKAMURA MORIYUKI;KOBAYASHI KAZUYA;OKAZAKI SUSUMU
分类号 G11C7/00;G11C7/22;G11C11/401;G11C11/407 主分类号 G11C7/00
代理机构 代理人
主权项
地址