发明名称 ERROR DETECTING AND CORRECTING CIRCUIT
摘要 PURPOSE:To improve a reliability of an error detecting/correcting circuit, by detecting a fixed bit pattern as a subject of correction through a malfunction in case said fixed pattern exists in a subject data for error detecting/correcting check. CONSTITUTION:A data word 1 of a check subject consists of a data part 11 and a check bit part 12 for the number of proper bits added to the part 11. The signals of absence of errors and detection for uncorrectable error, a 1-bit error detecting signal 23 and the 1-bit error correction result are delivered 21 and 22 from a checking part 2 using an error detecting/correcting IC. A zero detecting circuit 4 has a genuine output 41 when the inputs 22 are all zero. A circuit 42 has a genuine output 43 in case the input 41 is false and the signal 23 is genuine. In other words, a signal 43 is genuine when the ECC checking part 2 detects an 1-bit error and either one of the bits of correction data 22 is not a fixed bit any more.
申请公布号 JPS58144953(A) 申请公布日期 1983.08.29
申请号 JP19820027442 申请日期 1982.02.24
申请人 TOKYO SHIBAURA DENKI KK 发明人 SAKAUCHI AKIRA
分类号 G06F11/10;H03M13/00;H03M13/19 主分类号 G06F11/10
代理机构 代理人
主权项
地址