发明名称 Encoding/decoding syncronization technique
摘要 A non-binary digital encoding/decoding process wherein the serial bits to be transferred are encoded into a stream of complementary-bit-pairs, a predetermined bit of each pair corresponding to an original information bit, and the other bit of the pair being the complement of that bit. This stream of encoded complementary-bit-pairs is transferred, as by a communication or information-storage medium, to a decoder where the encoded stream is fed to and along a shift register. The bit-pairs in the decoder register are continuously examined for complementary relationship as the encoded stream is shifted along the register. The resulting signal generated in the decoder enables transferral of only error-free serial information out of the register, due to the error-detection properties inherent to the encoding/decoding process. Because each bit is encoded as a complementary-bit-pair, the coding technique is non-binary in nature and could therefore be called a quaternary rate-one-half non-convolutional error-erasure-transformation coding process.
申请公布号 US4389636(A) 申请公布日期 1983.06.21
申请号 US19800203475 申请日期 1980.11.03
申请人 RIDDLE, JR., HERBERT S. 发明人 RIDDLE, JR., HERBERT S.
分类号 H04L25/49;(IPC1-7):H04L3/00 主分类号 H04L25/49
代理机构 代理人
主权项
地址