发明名称 SPEED CONVERTER
摘要 PURPOSE:To prevent the missing of a photoelectric converting signal to each scanning line and to improve the picture quality, by stopping write just before a write address is coincident with a readout address, performing main-scanning the same scanning line again and writing a photoelectric conversion signal. CONSTITUTION:A timing pulse generating circuit 13 generates a write timing pulse (w) and a readout timing pulse (r) and supplies them in a switching circuit 14. A digital signal photoelectric-converted is written in a storage circuit M1 designated at write in a write address generating circuit 6', this write is finished, a write end pulse (d) is generated and sub-scanning for one scanning line's share is performed. The readout of a storage circuit M2 designated for the readout at a readout address generating circuit 7' is performed. Thus, readout and write are alternately repeated in the storage circuits M1, M2, and in a comparison circuit 15, a readout address and a write address are compared at each digit, and through the compared output, a counter of a write address generating circuit 6' and the storage of digital signals are controlled.
申请公布号 JPS5870679(A) 申请公布日期 1983.04.27
申请号 JP19810169491 申请日期 1981.10.23
申请人 NIPPON DENKI KK 发明人 OCHI HISAKATSU;ARAKAWA TOKUO
分类号 H04N1/21;H04N1/04 主分类号 H04N1/21
代理机构 代理人
主权项
地址