摘要 |
A delay element is introduced into a transistor-transistor logic circuit having a totem-pole-connected inverter transistor and an off-buffer transistor, in order to ensure a safe and correct operation even in the case where the transistor-transistor logic circuit is used as an element of multiple-connected transistor-transistor logic circuits.
|