发明名称 COMPUTER DEVICE
摘要 PURPOSE:To obtain a device where the order of instructions is changed feely, by providing memories, where micro instructions and macro instructions are stored respectively, and a control generating circuit which can access these memories and determines the address an instruction to be executed next. CONSTITUTION:In respect to memories where micro instructions and macro instructions are stored respectively and a control circuit which determines the address of the next instruction, micro instructions and macro instructions are stored in a control memory 10 and a memory 12 respectively. An address control command is sent from the control memory 10 to a micro control order generating circuit 11 to designate the address of an instruction to be executed next, and this instruction is stored in an instruction register and decoder 13 and is decoded and is outputted as a branch address. Control data is sent from the memory 12 to an operating circuit ALU and a register file 14 to designate a macro instruction to be executed next through a selecting circuit 16, and this instructin is stored in a memory address register 15.
申请公布号 JPS57130147(A) 申请公布日期 1982.08.12
申请号 JP19810014730 申请日期 1981.02.03
申请人 TOKYO SHIBAURA DENKI KK 发明人 TAMURA SHIGERU
分类号 G06F9/45;G06F9/06;G06F9/32;G06F15/02 主分类号 G06F9/45
代理机构 代理人
主权项
地址